

Docket Number (Optional)
81674-271623

Application Number
09/664,910

Applicant
JOHN HALBERT, et al.

Filing Date
September 18, 2000

Group Art Unit
2182

(Use several sheets if necessary)

U.S. PATENT DOCUMENTS

[illegible]

RECEIVED
FEB 27 2003
Technology Center 2100

FOREIGN PATENT DOCUMENTS

[illegible]

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

United States Patent Application Publication No. US 2001/0014925A1, Aug. 16, 2001, Kumata
A 72K CMOS Channelless Gate Array with Embedded 1Mbit Dynamic RAM, Kazuhiro Sawada, et al.,
pp. 20.3.1 - 20.3.4.

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.

U.S. PATENT & TRADEMARK OFFICE
APR 22 2003

Group Art Unit
2182

U.S. PATENT DOCUMENTS

[illegible]

FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	Translation	
						YES	NO

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

D. Gardner.

6/25/2003

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.